huangmeng
/
Embedded_AI


			
							123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266
							<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- This file documents the GNU Assembler "as".

Copyright (C) 1991-2017 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts.  A copy of the license is included in the
section entitled "GNU Free Documentation License".
 -->
<!-- Created by GNU Texinfo 5.2, http://www.gnu.org/software/texinfo/ -->
<head>
<title>Using as: ARC-Regs</title>

<meta name="description" content="Using as: ARC-Regs">
<meta name="keywords" content="Using as: ARC-Regs">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<link href="index.html#Top" rel="start" title="Top">
<link href="AS-Index.html#AS-Index" rel="index" title="AS Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="ARC-Syntax.html#ARC-Syntax" rel="up" title="ARC Syntax">
<link href="ARC-Directives.html#ARC-Directives" rel="next" title="ARC Directives">
<link href="ARC_002dChars.html#ARC_002dChars" rel="prev" title="ARC-Chars">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.smallquotation {font-size: smaller}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.indentedblock {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
div.smalldisplay {margin-left: 3.2em}
div.smallexample {margin-left: 3.2em}
div.smallindentedblock {margin-left: 3.2em; font-size: smaller}
div.smalllisp {margin-left: 3.2em}
kbd {font-style:oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: inherit; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: inherit; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.nocodebreak {white-space:nowrap}
span.nolinebreak {white-space:nowrap}
span.roman {font-family:serif; font-weight:normal}
span.sansserif {font-family:sans-serif; font-weight:normal}
ul.no-bullet {list-style: none}
-->
</style>


</head>

<body lang="en" bgcolor="#FFFFFF" text="#000000" link="#0000FF" vlink="#800080" alink="#FF0000">
<a name="ARC_002dRegs"></a>
<div class="header">
<p>
Previous: <a href="ARC_002dChars.html#ARC_002dChars" accesskey="p" rel="prev">ARC-Chars</a>, Up: <a href="ARC-Syntax.html#ARC-Syntax" accesskey="u" rel="up">ARC Syntax</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="AS-Index.html#AS-Index" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<a name="Register-Names-2"></a>
<h4 class="subsubsection">9.3.2.2 Register Names</h4>

<a name="index-ARC-register-names"></a>
<a name="index-register-names_002c-ARC"></a>
<p>The ARC assembler uses the following register names for its core
registers:
</p>
<dl compact="compact">
<dt><code>r0-r31</code></dt>
<dd><a name="index-core-general-registers_002c-ARC"></a>
<a name="index-ARC-core-general-registers"></a>
<p>The core general registers.  Registers <code>r26</code> through <code>r31</code>
have special functions, and are usually referred to by those synonyms.
</p>
</dd>
<dt><code>gp</code></dt>
<dd><a name="index-global-pointer_002c-ARC"></a>
<a name="index-ARC-global-pointer"></a>
<p>The global pointer and a synonym for <code>r26</code>.
</p>
</dd>
<dt><code>fp</code></dt>
<dd><a name="index-frame-pointer_002c-ARC"></a>
<a name="index-ARC-frame-pointer"></a>
<p>The frame pointer and a synonym for <code>r27</code>.
</p>
</dd>
<dt><code>sp</code></dt>
<dd><a name="index-stack-pointer_002c-ARC"></a>
<a name="index-ARC-stack-pointer"></a>
<p>The stack pointer and a synonym for <code>r28</code>.
</p>
</dd>
<dt><code>ilink1</code></dt>
<dd><a name="index-level-1-interrupt-link-register_002c-ARC"></a>
<a name="index-ARC-level-1-interrupt-link-register"></a>
<p>For ARC 600 and ARC 700, the level 1 interrupt link register and a
synonym for <code>r29</code>.  Not supported for ARCv2.
</p>
</dd>
<dt><code>ilink</code></dt>
<dd><a name="index-interrupt-link-register_002c-ARC"></a>
<a name="index-ARC-interrupt-link-register"></a>
<p>For ARCv2, the interrupt link register and a synonym for <code>r29</code>.
Not supported for ARC 600 and ARC 700.
</p>
</dd>
<dt><code>ilink2</code></dt>
<dd><a name="index-level-2-interrupt-link-register_002c-ARC"></a>
<a name="index-ARC-level-2-interrupt-link-register"></a>
<p>For ARC 600 and ARC 700, the level 2 interrupt link register and a
synonym for <code>r30</code>.  Not supported for ARC v2.
</p>
</dd>
<dt><code>blink</code></dt>
<dd><a name="index-link-register_002c-ARC"></a>
<a name="index-ARC-link-register"></a>
<p>The link register and a synonym for <code>r31</code>.
</p>
</dd>
<dt><code>r32-r59</code></dt>
<dd><a name="index-extension-core-registers_002c-ARC"></a>
<a name="index-ARC-extension-core-registers"></a>
<p>The extension core registers.
</p>
</dd>
<dt><code>lp_count</code></dt>
<dd><a name="index-loop-counter_002c-ARC"></a>
<a name="index-ARC-loop-counter"></a>
<p>The loop count register.
</p>
</dd>
<dt><code>pcl</code></dt>
<dd><a name="index-word-aligned-program-counter_002c-ARC"></a>
<a name="index-ARC-word-aligned-program-counter"></a>
<p>The word aligned program counter.
</p>
</dd>
</dl>

<p>In addition the ARC processor has a large number of <em>auxiliary
registers</em>.  The precise set depends on the extensions being
supported, but the following baseline set are always defined:
</p>
<dl compact="compact">
<dt><code>identity</code></dt>
<dd><a name="index-Processor-Identification-register_002c-ARC"></a>
<a name="index-ARC-Processor-Identification-register"></a>
<p>Processor Identification register.  Auxiliary register address 0x4.
</p>
</dd>
<dt><code>pc</code></dt>
<dd><a name="index-Program-Counter_002c-ARC"></a>
<a name="index-ARC-Program-Counter"></a>
<p>Program Counter.  Auxiliary register address 0x6.
</p>
</dd>
<dt><code>status32</code></dt>
<dd><a name="index-Status-register_002c-ARC"></a>
<a name="index-ARC-Status-register"></a>
<p>Status register.  Auxiliary register address 0x0a.
</p>
</dd>
<dt><code>bta</code></dt>
<dd><a name="index-Branch-Target-Address_002c-ARC"></a>
<a name="index-ARC-Branch-Target-Address"></a>
<p>Branch Target Address.  Auxiliary register address 0x412.
</p>
</dd>
<dt><code>ecr</code></dt>
<dd><a name="index-Exception-Cause-Register_002c-ARC"></a>
<a name="index-ARC-Exception-Cause-Register"></a>
<p>Exception Cause Register.  Auxiliary register address 0x403.
</p>
</dd>
<dt><code>int_vector_base</code></dt>
<dd><a name="index-Interrupt-Vector-Base-address_002c-ARC"></a>
<a name="index-ARC-Interrupt-Vector-Base-address"></a>
<p>Interrupt Vector Base address.  Auxiliary register address 0x25.
</p>
</dd>
<dt><code>status32_p0</code></dt>
<dd><a name="index-Stored-STATUS32-register-on-entry-to-level-P0-interrupts_002c-ARC"></a>
<a name="index-ARC-Stored-STATUS32-register-on-entry-to-level-P0-interrupts"></a>
<p>Stored STATUS32 register on entry to level P0 interrupts.  Auxiliary
register address 0xb.
</p>
</dd>
<dt><code>aux_user_sp</code></dt>
<dd><a name="index-Saved-User-Stack-Pointer_002c-ARC"></a>
<a name="index-ARC-Saved-User-Stack-Pointer"></a>
<p>Saved User Stack Pointer.  Auxiliary register address 0xd.
</p>
</dd>
<dt><code>eret</code></dt>
<dd><a name="index-Exception-Return-Address_002c-ARC"></a>
<a name="index-ARC-Exception-Return-Address"></a>
<p>Exception Return Address.  Auxiliary register address 0x400.
</p>
</dd>
<dt><code>erbta</code></dt>
<dd><a name="index-BTA-saved-on-exception-entry_002c-ARC"></a>
<a name="index-ARC-BTA-saved-on-exception-entry"></a>
<p>BTA saved on exception entry.  Auxiliary register address 0x401.
</p>
</dd>
<dt><code>erstatus</code></dt>
<dd><a name="index-STATUS32-saved-on-exception_002c-ARC"></a>
<a name="index-ARC-STATUS32-saved-on-exception"></a>
<p>STATUS32 saved on exception.  Auxiliary register address 0x402.
</p>
</dd>
<dt><code>bcr_ver</code></dt>
<dd><a name="index-Build-Configuration-Registers-Version_002c-ARC"></a>
<a name="index-ARC-Build-Configuration-Registers-Version"></a>
<p>Build Configuration Registers Version.  Auxiliary register address 0x60.
</p>
</dd>
<dt><code>bta_link_build</code></dt>
<dd><a name="index-Build-configuration-for_003a-BTA-Registers_002c-ARC"></a>
<a name="index-ARC-Build-configuration-for_003a-BTA-Registers"></a>
<p>Build configuration for: BTA Registers.  Auxiliary register address 0x63.
</p>
</dd>
<dt><code>vecbase_ac_build</code></dt>
<dd><a name="index-Build-configuration-for_003a-Interrupts_002c-ARC"></a>
<a name="index-ARC-Build-configuration-for_003a-Interrupts"></a>
<p>Build configuration for: Interrupts.  Auxiliary register address 0x68.
</p>
</dd>
<dt><code>rf_build</code></dt>
<dd><a name="index-Build-configuration-for_003a-Core-Registers_002c-ARC"></a>
<a name="index-ARC-Build-configuration-for_003a-Core-Registers"></a>
<p>Build configuration for: Core Registers.  Auxiliary register address 0x6e.
</p>
</dd>
<dt><code>dccm_build</code></dt>
<dd><a name="index-DCCM-RAM-Configuration-Register_002c-ARC"></a>
<a name="index-ARC-DCCM-RAM-Configuration-Register"></a>
<p>DCCM RAM Configuration Register.  Auxiliary register address 0xc1.
</p>
</dd>
</dl>

<p>Additional auxiliary register names are defined according to the
processor architecture version and extensions selected by the options.
</p>
<hr>
<div class="header">
<p>
Previous: <a href="ARC_002dChars.html#ARC_002dChars" accesskey="p" rel="prev">ARC-Chars</a>, Up: <a href="ARC-Syntax.html#ARC-Syntax" accesskey="u" rel="up">ARC Syntax</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="AS-Index.html#AS-Index" title="Index" rel="index">Index</a>]</p>
</div>


</body>
</html>